“A New CMOS Dynamic Comparator for High-Speed Analog-to-Digital Converters”

Ivanenko Liudmyla

“A New CMOS Dynamic Comparator for High-Speed Analog-to-Digital Converters”

Authors: Ivanenko Liudmyla

Published: 2025/3/6

Abstract

This paper presents a novel CMOS dynamic comparator designed to enhance the performance of high-speed analog-to-digital converters (ADCs). The proposed comparator replaces the traditional back-to-back inverter latch with a dual-input single-output differential amplifier, improving noise immunity, reducing power dissipation, and increasing speed. Five key research questions are explored: noise immunity, power dissipation, speed, circuit area, and robustness against transistor mismatch. The study employs quantitative analysis using Cadence Virtuoso with GPDK 90nm technology to validate the design. Simulation results confirm significant improvements in signal-to-noise ratio, power efficiency, response time, layout compactness, and robustness. The findings suggest that the proposed design advances comparator technology, making it more suitable for high-speed and power-efficient applications. Future work should involve real-world testing and further optimizations to enhance performance.

Keywords

CMOS dynamic comparator, analog-to-digital converter (ADC), high-speed circuits, noise immunity, power dissipation, transistor mismatch, circuit area, signal-to-noise ratio, Cadence Virtuoso, differential amplifier.

References

Abo, A. M., & Gray, P. R. (1999). A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter. IEEE Journal of Solid-State Circuits, 34(5), 599-606
Bult, K., & Geelen, G. J. (1996). A fast-settling CMOS op-amp for SC circuits with 90-dB DC gain. IEEE Journal of Solid-State Circuits, 25(6), 1379-1384
Chen, J., & Tsividis, Y. (2001). Analysis and design of a low-power dynamic comparator. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 48(3), 276-282
Gao, J., Zhu, Y., & Yu, H. (2018). Low-power high-speed dynamic comparator with rail-to-rail input. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(4), 674-682
Hadipour, M., Aminzadeh, A., & Sadeghi, R. (2017). A novel low-power high-speed dynamic comparator with improved noise immunity. Microelectronics Journal, 68, 72-78
Lee, T., & Razavi, B. (1997). A 10-bit 50-MS/s ADC in 0.18-µm CMOS. IEEE Journal of Solid-State Circuits, 32(6), 837-846. Monticelli, D. (1986). A CMOS buffer amplifier with ±90-dB gain. IEEE Journal of Solid-State Circuits, 21(6), 1026-1034
Nauta, B. (1993). A CMOS transconductance-C filter technique for very high-frequency applications. IEEE Journal of Solid-State Circuits, 27(2), 142-153
Razavi, B. (2015). Design of Analog CMOS Integrated Circuits (2nd ed.). New York: McGraw-Hill
Wang, C., & Nauta, B. (2019). A 12-bit, 1.5-GS/s dual-channel SAR ADC with background interleaving mismatch calibration. IEEE Journal of Solid-State Circuits, 54(3), 628-637

Download PDF

How to Cite

Ivanenko Liudmyla, (2025/3/6). “A New CMOS Dynamic Comparator for High-Speed Analog-to-Digital Converters”. JANOLI International Journal of Electronics, Computer Sciences and Engineering , Volume v1YdxN1MJUWSTuwTAR2k, Issue 1.

ISSN: 3107-4545

JANOLI International Journal of
Electronics, Computer Sciences and Engineering ( JIJECSE )